# SemiFlows 半导体工艺知识平台

公开正文镜像来自主站；所有产品与用户入口在主站继续。

- [/](https://semiflows.cn/)
- [/blog/](https://semiflows.cn/blog/)
- [/blog/14nm-cesl-pmd-contact-etch-stop-and-pre-metal-dielectric-integration-process-flo/](https://semiflows.cn/blog/14nm-cesl-pmd-contact-etch-stop-and-pre-metal-dielectric-integration-process-flo/)
- [/blog/14nm-contact-cg-gate-contact-integration-process-flow/](https://semiflows.cn/blog/14nm-contact-cg-gate-contact-integration-process-flow/)
- [/blog/14nm-contact-ct-contact-trench-integration-process-flow/](https://semiflows.cn/blog/14nm-contact-ct-contact-trench-integration-process-flow/)
- [/blog/14nm-contact-mr-contact-metal-recess-integration-process-flow/](https://semiflows.cn/blog/14nm-contact-mr-contact-metal-recess-integration-process-flow/)
- [/blog/14nm-contact-sc-self-aligned-contact-integration-process-flow/](https://semiflows.cn/blog/14nm-contact-sc-self-aligned-contact-integration-process-flow/)
- [/blog/14nm-fin-cut-fin-cut-integration-process-flow/](https://semiflows.cn/blog/14nm-fin-cut-fin-cut-integration-process-flow/)
- [/blog/14nm-fin-pattern-fin-patterning-process-flow/](https://semiflows.cn/blog/14nm-fin-pattern-fin-patterning-process-flow/)
- [/blog/14nm-fin-recess-fin-recess-integration-process-flow/](https://semiflows.cn/blog/14nm-fin-recess-fin-recess-integration-process-flow/)
- [/blog/14nm-fin-recess-process-flow/](https://semiflows.cn/blog/14nm-fin-recess-process-flow/)
- [/blog/14nm-finfet-process-flow/](https://semiflows.cn/blog/14nm-finfet-process-flow/)
- [/blog/14nm-gate-gate-stack-integration-process-flow/](https://semiflows.cn/blog/14nm-gate-gate-stack-integration-process-flow/)
- [/blog/14nm-implant-well-and-channel-implant-integration-process-flow/](https://semiflows.cn/blog/14nm-implant-well-and-channel-implant-integration-process-flow/)
- [/blog/14nm-m1-metal-one-interconnect-integration-process-flow/](https://semiflows.cn/blog/14nm-m1-metal-one-interconnect-integration-process-flow/)
- [/blog/14nm-m2-copper-cmp-mechanism/](https://semiflows.cn/blog/14nm-m2-copper-cmp-mechanism/)
- [/blog/14nm-m2-metal-two-interconnect-integration-process-flow/](https://semiflows.cn/blog/14nm-m2-metal-two-interconnect-integration-process-flow/)
- [/blog/14nm-pmd2-second-pre-metal-dielectric-integration-process-flow/](https://semiflows.cn/blog/14nm-pmd2-second-pre-metal-dielectric-integration-process-flow/)
- [/blog/14nm-rmg-replacement-metal-gate-integration-process-flow/](https://semiflows.cn/blog/14nm-rmg-replacement-metal-gate-integration-process-flow/)
- [/blog/14nm-rmg-tungsten-gate-cmp/](https://semiflows.cn/blog/14nm-rmg-tungsten-gate-cmp/)
- [/blog/14nm-sd-esi-epitaxial-silicon-source-drain-integration-process-flow/](https://semiflows.cn/blog/14nm-sd-esi-epitaxial-silicon-source-drain-integration-process-flow/)
- [/blog/14nm-sd-esige-embedded-silicon-germanium-source-drain-integration-process-flow/](https://semiflows.cn/blog/14nm-sd-esige-embedded-silicon-germanium-source-drain-integration-process-flow/)
- [/blog/14nm-spacer-sidewall-spacer-integration-process-flow/](https://semiflows.cn/blog/14nm-spacer-sidewall-spacer-integration-process-flow/)
- [/blog/14nm-sti-notch-shallow-trench-isolation-notch-integration-process-flow/](https://semiflows.cn/blog/14nm-sti-notch-shallow-trench-isolation-notch-integration-process-flow/)
- [/blog/14nm-sti-shallow-trench-isolation-process-flow/](https://semiflows.cn/blog/14nm-sti-shallow-trench-isolation-process-flow/)
- [/blog/14nm-wfr-starting-wafer-and-substrate-preparation-process-flow/](https://semiflows.cn/blog/14nm-wfr-starting-wafer-and-substrate-preparation-process-flow/)
- [/blog/28nm-aa-active-area-definition-process-flow/](https://semiflows.cn/blog/28nm-aa-active-area-definition-process-flow/)
- [/blog/28nm-cb-copper-bump-integration-process-flow/](https://semiflows.cn/blog/28nm-cb-copper-bump-integration-process-flow/)
- [/blog/28nm-contact-contact-formation-process-flow/](https://semiflows.cn/blog/28nm-contact-contact-formation-process-flow/)
- [/blog/28nm-gate-gate-stack-integration-process-flow/](https://semiflows.cn/blog/28nm-gate-gate-stack-integration-process-flow/)
- [/blog/28nm-implant-well-and-channel-implant-integration-process-flow/](https://semiflows.cn/blog/28nm-implant-well-and-channel-implant-integration-process-flow/)
- [/blog/28nm-m1-metal-one-interconnect-integration-process-flow/](https://semiflows.cn/blog/28nm-m1-metal-one-interconnect-integration-process-flow/)
- [/blog/28nm-m2-metal-two-interconnect-integration-process-flow/](https://semiflows.cn/blog/28nm-m2-metal-two-interconnect-integration-process-flow/)
- [/blog/28nm-m3-plus-upper-metal-interconnect-integration-process-flow/](https://semiflows.cn/blog/28nm-m3-plus-upper-metal-interconnect-integration-process-flow/)
- [/blog/28nm-metal-gate-cmp-mechanism/](https://semiflows.cn/blog/28nm-metal-gate-cmp-mechanism/)
- [/blog/28nm-mol-middle-of-line-integration-process-flow/](https://semiflows.cn/blog/28nm-mol-middle-of-line-integration-process-flow/)
- [/blog/28nm-planar-flow-process-flow/](https://semiflows.cn/blog/28nm-planar-flow-process-flow/)
- [/blog/28nm-poly-gate-patterning-process-flow/](https://semiflows.cn/blog/28nm-poly-gate-patterning-process-flow/)
- [/blog/28nm-rmg-replacement-metal-gate-integration-process-flow/](https://semiflows.cn/blog/28nm-rmg-replacement-metal-gate-integration-process-flow/)
- [/blog/28nm-rv-apl-redistribution-via-and-aluminum-pad-integration-process-flow/](https://semiflows.cn/blog/28nm-rv-apl-redistribution-via-and-aluminum-pad-integration-process-flow/)
- [/blog/28nm-sd-source-drain-integration-process-flow/](https://semiflows.cn/blog/28nm-sd-source-drain-integration-process-flow/)
- [/blog/28nm-spacer-sidewall-spacer-integration-process-flow/](https://semiflows.cn/blog/28nm-spacer-sidewall-spacer-integration-process-flow/)
- [/blog/28nm-sti-cmp-mechanism/](https://semiflows.cn/blog/28nm-sti-cmp-mechanism/)
- [/blog/28nm-sti-shallow-trench-isolation-process-flow/](https://semiflows.cn/blog/28nm-sti-shallow-trench-isolation-process-flow/)
- [/blog/28nm-well-well-formation-process-flow/](https://semiflows.cn/blog/28nm-well-well-formation-process-flow/)
- [/blog/40nm-bkpas-backside-passivation-integration-process-flow/](https://semiflows.cn/blog/40nm-bkpas-backside-passivation-integration-process-flow/)
- [/blog/40nm-bond-sensor-and-logic-wafer-bonding-process-flow/](https://semiflows.cn/blog/40nm-bond-sensor-and-logic-wafer-bonding-process-flow/)
- [/blog/40nm-bondpad-bond-pad-integration-process-flow/](https://semiflows.cn/blog/40nm-bondpad-bond-pad-integration-process-flow/)
- [/blog/40nm-bsi-cmos-image-sensor-process-flow/](https://semiflows.cn/blog/40nm-bsi-cmos-image-sensor-process-flow/)
- [/blog/40nm-cfa-color-filter-array-integration-process-flow/](https://semiflows.cn/blog/40nm-cfa-color-filter-array-integration-process-flow/)
- [/blog/40nm-contact-contact-formation-process-flow/](https://semiflows.cn/blog/40nm-contact-contact-formation-process-flow/)
- [/blog/40nm-dbi-direct-bond-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-dbi-direct-bond-interconnect-integration-process-flow/)
- [/blog/40nm-dgox-dual-gate-oxide-integration-process-flow/](https://semiflows.cn/blog/40nm-dgox-dual-gate-oxide-integration-process-flow/)
- [/blog/40nm-f-dti-frontside-deep-trench-isolation-process-flow/](https://semiflows.cn/blog/40nm-f-dti-frontside-deep-trench-isolation-process-flow/)
- [/blog/40nm-gate-gate-stack-integration-process-flow/](https://semiflows.cn/blog/40nm-gate-gate-stack-integration-process-flow/)
- [/blog/40nm-ild1-first-interlayer-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-ild1-first-interlayer-dielectric-integration-process-flow/)
- [/blog/40nm-ild2-second-interlayer-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-ild2-second-interlayer-dielectric-integration-process-flow/)
- [/blog/40nm-ild3-third-interlayer-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-ild3-third-interlayer-dielectric-integration-process-flow/)
- [/blog/40nm-ild4-fourth-interlayer-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-ild4-fourth-interlayer-dielectric-integration-process-flow/)
- [/blog/40nm-ild5-fifth-interlayer-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-ild5-fifth-interlayer-dielectric-integration-process-flow/)
- [/blog/40nm-ild6-sixth-interlayer-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-ild6-sixth-interlayer-dielectric-integration-process-flow/)
- [/blog/40nm-locl-lower-optical-clear-layer-integration-process-flow/](https://semiflows.cn/blog/40nm-locl-lower-optical-clear-layer-integration-process-flow/)
- [/blog/40nm-ls-grid-light-shield-and-aperture-grid-integration-process-flow/](https://semiflows.cn/blog/40nm-ls-grid-light-shield-and-aperture-grid-integration-process-flow/)
- [/blog/40nm-met0-metal-zero-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met0-metal-zero-interconnect-integration-process-flow/)
- [/blog/40nm-met1-metal-one-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met1-metal-one-interconnect-integration-process-flow/)
- [/blog/40nm-met2-metal-two-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met2-metal-two-interconnect-integration-process-flow/)
- [/blog/40nm-met3-metal-three-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met3-metal-three-interconnect-integration-process-flow/)
- [/blog/40nm-met4-metal-four-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met4-metal-four-interconnect-integration-process-flow/)
- [/blog/40nm-met5-metal-five-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met5-metal-five-interconnect-integration-process-flow/)
- [/blog/40nm-met6-metal-six-interconnect-integration-process-flow/](https://semiflows.cn/blog/40nm-met6-metal-six-interconnect-integration-process-flow/)
- [/blog/40nm-nfd-n-type-floating-diffusion-integration-process-flow/](https://semiflows.cn/blog/40nm-nfd-n-type-floating-diffusion-integration-process-flow/)
- [/blog/40nm-nmos-pixel-and-peripheral-nmos-integration-process-flow/](https://semiflows.cn/blog/40nm-nmos-pixel-and-peripheral-nmos-integration-process-flow/)
- [/blog/40nm-nsdfd-nmos-source-drain-and-floating-diffusion-integration-process-flow/](https://semiflows.cn/blog/40nm-nsdfd-nmos-source-drain-and-floating-diffusion-integration-process-flow/)
- [/blog/40nm-pcn-pixel-and-peripheral-contact-implant-integration-process-flow/](https://semiflows.cn/blog/40nm-pcn-pixel-and-peripheral-contact-implant-integration-process-flow/)
- [/blog/40nm-pd-pinned-photodiode-integration-process-flow/](https://semiflows.cn/blog/40nm-pd-pinned-photodiode-integration-process-flow/)
- [/blog/40nm-pmd-pre-metal-dielectric-integration-process-flow/](https://semiflows.cn/blog/40nm-pmd-pre-metal-dielectric-integration-process-flow/)
- [/blog/40nm-sbst-cont-backside-substrate-contact-integration-process-flow/](https://semiflows.cn/blog/40nm-sbst-cont-backside-substrate-contact-integration-process-flow/)
- [/blog/40nm-sti-shallow-trench-isolation-process-flow/](https://semiflows.cn/blog/40nm-sti-shallow-trench-isolation-process-flow/)
- [/blog/40nm-sws-sidewall-spacer-integration-process-flow/](https://semiflows.cn/blog/40nm-sws-sidewall-spacer-integration-process-flow/)
- [/blog/40nm-thin-backside-wafer-thinning-process-flow/](https://semiflows.cn/blog/40nm-thin-backside-wafer-thinning-process-flow/)
- [/blog/40nm-uocl-upper-optical-clear-layer-and-microlens-integration-process-flow/](https://semiflows.cn/blog/40nm-uocl-upper-optical-clear-layer-and-microlens-integration-process-flow/)
- [/blog/40nm-v1-via-one-integration-process-flow/](https://semiflows.cn/blog/40nm-v1-via-one-integration-process-flow/)
- [/blog/40nm-v2-via-two-integration-process-flow/](https://semiflows.cn/blog/40nm-v2-via-two-integration-process-flow/)
- [/blog/40nm-v3-via-three-integration-process-flow/](https://semiflows.cn/blog/40nm-v3-via-three-integration-process-flow/)
- [/blog/40nm-v4-via-four-integration-process-flow/](https://semiflows.cn/blog/40nm-v4-via-four-integration-process-flow/)
- [/blog/40nm-v5-via-five-integration-process-flow/](https://semiflows.cn/blog/40nm-v5-via-five-integration-process-flow/)
- [/blog/40nm-well-well-formation-process-flow/](https://semiflows.cn/blog/40nm-well-well-formation-process-flow/)
- [/blog/40nm-wfr-starting-wafer-and-substrate-preparation-process-flow/](https://semiflows.cn/blog/40nm-wfr-starting-wafer-and-substrate-preparation-process-flow/)
- [/blog/7nm-con-contact-integration-process-flow/](https://semiflows.cn/blog/7nm-con-contact-integration-process-flow/)
- [/blog/7nm-fin-recess-mechanism/](https://semiflows.cn/blog/7nm-fin-recess-mechanism/)
- [/blog/7nm-finfet-process-flow/](https://semiflows.cn/blog/7nm-finfet-process-flow/)
- [/blog/7nm-gate-contact-lele-pattern-memory/](https://semiflows.cn/blog/7nm-gate-contact-lele-pattern-memory/)
- [/blog/7nm-gate-gate-stack-integration-process-flow/](https://semiflows.cn/blog/7nm-gate-gate-stack-integration-process-flow/)
- [/blog/7nm-m0-metal-zero-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m0-metal-zero-interconnect-integration-process-flow/)
- [/blog/7nm-m1-metal-one-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m1-metal-one-interconnect-integration-process-flow/)
- [/blog/7nm-m10-metal-ten-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m10-metal-ten-interconnect-integration-process-flow/)
- [/blog/7nm-m11-metal-eleven-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m11-metal-eleven-interconnect-integration-process-flow/)
- [/blog/7nm-m12-top-metal-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m12-top-metal-interconnect-integration-process-flow/)
- [/blog/7nm-m2-metal-two-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m2-metal-two-interconnect-integration-process-flow/)
- [/blog/7nm-m3-metal-three-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m3-metal-three-interconnect-integration-process-flow/)
- [/blog/7nm-m4-m8-mid-level-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m4-m8-mid-level-interconnect-integration-process-flow/)
- [/blog/7nm-m9-metal-nine-interconnect-integration-process-flow/](https://semiflows.cn/blog/7nm-m9-metal-nine-interconnect-integration-process-flow/)
- [/blog/7nm-metal-gate-cmp-mechanism/](https://semiflows.cn/blog/7nm-metal-gate-cmp-mechanism/)
- [/blog/7nm-pop-dummy-poly-opening-and-planarization-process-flow/](https://semiflows.cn/blog/7nm-pop-dummy-poly-opening-and-planarization-process-flow/)
- [/blog/7nm-rmg-replacement-metal-gate-integration-process-flow/](https://semiflows.cn/blog/7nm-rmg-replacement-metal-gate-integration-process-flow/)
- [/blog/7nm-sd-source-drain-integration-process-flow/](https://semiflows.cn/blog/7nm-sd-source-drain-integration-process-flow/)
- [/blog/7nm-sti-shallow-trench-isolation-process-flow/](https://semiflows.cn/blog/7nm-sti-shallow-trench-isolation-process-flow/)
- [/blog/7nm-vc-contact-via-integration-process-flow/](https://semiflows.cn/blog/7nm-vc-contact-via-integration-process-flow/)
- [/blog/7nm-wfr-starting-wafer-and-substrate-preparation-process-flow/](https://semiflows.cn/blog/7nm-wfr-starting-wafer-and-substrate-preparation-process-flow/)
- [/blog/ald-vs-cvd-saturation-film-evidence/](https://semiflows.cn/blog/ald-vs-cvd-saturation-film-evidence/)
- [/blog/average-dark-current-vs-hot-pixel-tail/](https://semiflows.cn/blog/average-dark-current-vs-hot-pixel-tail/)
- [/blog/barrier-vs-liner-metal-interconnects/](https://semiflows.cn/blog/barrier-vs-liner-metal-interconnects/)
- [/blog/charge-transfer-drift-vs-diffusion-end-stage/](https://semiflows.cn/blog/charge-transfer-drift-vs-diffusion-end-stage/)
- [/blog/chemical-junction-vs-depletion-boundary/](https://semiflows.cn/blog/chemical-junction-vs-depletion-boundary/)
- [/blog/cmp-dishing-vs-erosion/](https://semiflows.cn/blog/cmp-dishing-vs-erosion/)
- [/blog/cmp-endpoint-vs-etch-endpoint/](https://semiflows.cn/blog/cmp-endpoint-vs-etch-endpoint/)
- [/blog/color-filter-clear-layer-microlens-roles/](https://semiflows.cn/blog/color-filter-clear-layer-microlens-roles/)
- [/blog/contact-resistance-vs-interconnect-resistance/](https://semiflows.cn/blog/contact-resistance-vs-interconnect-resistance/)
- [/blog/copper-dual-damascene-process-physics-and-challenges/](https://semiflows.cn/blog/copper-dual-damascene-process-physics-and-challenges/)
- [/blog/dark-current-vs-read-noise-cmos-sensors/](https://semiflows.cn/blog/dark-current-vs-read-noise-cmos-sensors/)
- [/blog/dielectric-gap-fill-vs-metal-fill-voids/](https://semiflows.cn/blog/dielectric-gap-fill-vs-metal-fill-voids/)
- [/blog/dielectric-thickness-is-not-conductor-screening/](https://semiflows.cn/blog/dielectric-thickness-is-not-conductor-screening/)
- [/blog/diffusion-barrier-vs-electrical-insulator/](https://semiflows.cn/blog/diffusion-barrier-vs-electrical-insulator/)
- [/blog/diffusion-break-vs-dopant-diffusion/](https://semiflows.cn/blog/diffusion-break-vs-dopant-diffusion/)
- [/blog/dopant-activation-vs-diffusion-annealing/](https://semiflows.cn/blog/dopant-activation-vs-diffusion-annealing/)
- [/blog/dual-gate-oxide-process-physics-and-challenges/](https://semiflows.cn/blog/dual-gate-oxide-process-physics-and-challenges/)
- [/blog/dummy-gate-etch-over-fins-at-7nm/](https://semiflows.cn/blog/dummy-gate-etch-over-fins-at-7nm/)
- [/blog/dummy-gate-silicon-etch-over-fins-at-14nm/](https://semiflows.cn/blog/dummy-gate-silicon-etch-over-fins-at-14nm/)
- [/blog/electrical-vs-optical-crosstalk-cmos-sensors/](https://semiflows.cn/blog/electrical-vs-optical-crosstalk-cmos-sensors/)
- [/blog/etch-microloading-vs-aspect-ratio-effects/](https://semiflows.cn/blog/etch-microloading-vs-aspect-ratio-effects/)
- [/blog/etch-selectivity-vs-anisotropy/](https://semiflows.cn/blog/etch-selectivity-vs-anisotropy/)
- [/blog/etching-vs-cleaning-removal-goals/](https://semiflows.cn/blog/etching-vs-cleaning-removal-goals/)
- [/blog/fcvd-vs-conformal-gap-fill/](https://semiflows.cn/blog/fcvd-vs-conformal-gap-fill/)
- [/blog/field-oxide-vs-gate-oxide-electrical-roles/](https://semiflows.cn/blog/field-oxide-vs-gate-oxide-electrical-roles/)
- [/blog/film-stress-vs-channel-strain/](https://semiflows.cn/blog/film-stress-vs-channel-strain/)
- [/blog/film-uniformity-vs-step-coverage/](https://semiflows.cn/blog/film-uniformity-vs-step-coverage/)
- [/blog/finfet-fin-process-physics-and-challenges/](https://semiflows.cn/blog/finfet-fin-process-physics-and-challenges/)
- [/blog/gate-contact-tungsten-fill-and-cmp-at-14nm/](https://semiflows.cn/blog/gate-contact-tungsten-fill-and-cmp-at-14nm/)
- [/blog/gate-work-function-vs-channel-doping/](https://semiflows.cn/blog/gate-work-function-vs-channel-doping/)
- [/blog/hardmask-vs-etch-stop-layer/](https://semiflows.cn/blog/hardmask-vs-etch-stop-layer/)
- [/blog/high-k-gate-capacitance-leakage-tradeoff/](https://semiflows.cn/blog/high-k-gate-capacitance-leakage-tradeoff/)
- [/blog/how-cmos-image-sensors-convert-light-to-signal/](https://semiflows.cn/blog/how-cmos-image-sensors-convert-light-to-signal/)
- [/blog/image-lag-vs-blooming-charge-history/](https://semiflows.cn/blog/image-lag-vs-blooming-charge-history/)
- [/blog/implant-dose-vs-active-dopants/](https://semiflows.cn/blog/implant-dose-vs-active-dopants/)
- [/blog/implant-mask-shadowing-vs-crystal-channeling/](https://semiflows.cn/blog/implant-mask-shadowing-vs-crystal-channeling/)
- [/blog/implant-screen-oxide-vs-final-gate-oxide/](https://semiflows.cn/blog/implant-screen-oxide-vs-final-gate-oxide/)
- [/blog/interface-traps-vs-fixed-charge/](https://semiflows.cn/blog/interface-traps-vs-fixed-charge/)
- [/blog/ion-implantation-process-physics-and-challenges/](https://semiflows.cn/blog/ion-implantation-process-physics-and-challenges/)
- [/blog/isolation-leakage-vs-junction-leakage/](https://semiflows.cn/blog/isolation-leakage-vs-junction-leakage/)
- [/blog/ldd-vs-halo-implant-device-roles/](https://semiflows.cn/blog/ldd-vs-halo-implant-device-roles/)
- [/blog/low-k-chemical-compatibility-vs-mechanical-safety/](https://semiflows.cn/blog/low-k-chemical-compatibility-vs-mechanical-safety/)
- [/blog/microlens-reflow-mechanism-in-cmos-image-sensors/](https://semiflows.cn/blog/microlens-reflow-mechanism-in-cmos-image-sensors/)
- [/blog/nmos-transistor-formation-process-physics-and-challenges/](https://semiflows.cn/blog/nmos-transistor-formation-process-physics-and-challenges/)
- [/blog/overlay-vs-pattern-edge-error/](https://semiflows.cn/blog/overlay-vs-pattern-edge-error/)
- [/blog/oxidation-and-strip-do-not-restore-silicon/](https://semiflows.cn/blog/oxidation-and-strip-do-not-restore-silicon/)
- [/blog/oxide-nitride-passivation-etch-in-28nm/](https://semiflows.cn/blog/oxide-nitride-passivation-etch-in-28nm/)
- [/blog/p-contact-implant-process-physics-and-challenges/](https://semiflows.cn/blog/p-contact-implant-process-physics-and-challenges/)
- [/blog/p-pinning-implant-and-surface-potential-control-in-40nm-bsi-cis/](https://semiflows.cn/blog/p-pinning-implant-and-surface-potential-control-in-40nm-bsi-cis/)
- [/blog/passivation-layer-deposition-process-physics-and-challenges/](https://semiflows.cn/blog/passivation-layer-deposition-process-physics-and-challenges/)
- [/blog/photodiode-and-floating-diffusion-full-well-limits/](https://semiflows.cn/blog/photodiode-and-floating-diffusion-full-well-limits/)
- [/blog/photodiode-transfer-gate-floating-diffusion-readout/](https://semiflows.cn/blog/photodiode-transfer-gate-floating-diffusion-readout/)
- [/blog/photon-absorption-vs-carrier-collection/](https://semiflows.cn/blog/photon-absorption-vs-carrier-collection/)
- [/blog/photoresist-region-selection-vs-spacer-offset/](https://semiflows.cn/blog/photoresist-region-selection-vs-spacer-offset/)
- [/blog/planar-finfet-gaa-transistor-structures/](https://semiflows.cn/blog/planar-finfet-gaa-transistor-structures/)
- [/blog/poly-open-polish-process-physics-and-challenges/](https://semiflows.cn/blog/poly-open-polish-process-physics-and-challenges/)
- [/blog/pre-bond-copper-history-vs-post-bond-anneal/](https://semiflows.cn/blog/pre-bond-copper-history-vs-post-bond-anneal/)
- [/blog/pre-metal-dielectric-planarization-process-physics-and-challenges/](https://semiflows.cn/blog/pre-metal-dielectric-planarization-process-physics-and-challenges/)
- [/blog/same-sheet-resistance-different-dopant-profiles/](https://semiflows.cn/blog/same-sheet-resistance-different-dopant-profiles/)
- [/blog/selective-esi-source-drain-integration-at-7nm/](https://semiflows.cn/blog/selective-esi-source-drain-integration-at-7nm/)
- [/blog/selective-si-and-sige-epitaxy-integration-at-14nm/](https://semiflows.cn/blog/selective-si-and-sige-epitaxy-integration-at-14nm/)
- [/blog/selective-sige-epitaxy-in-28nm-source-drain/](https://semiflows.cn/blog/selective-sige-epitaxy-in-28nm-source-drain/)
- [/blog/self-aligned-vs-conventional-contact-boundaries/](https://semiflows.cn/blog/self-aligned-vs-conventional-contact-boundaries/)
- [/blog/semiconductor-manufacturing-process-map/](https://semiflows.cn/blog/semiconductor-manufacturing-process-map/)
- [/blog/short-channel-effects-vs-dibl/](https://semiflows.cn/blog/short-channel-effects-vs-dibl/)
- [/blog/single-vs-dual-damascene-process-sequence/](https://semiflows.cn/blog/single-vs-dual-damascene-process-sequence/)
- [/blog/sputter-preclean-vs-sputter-deposition/](https://semiflows.cn/blog/sputter-preclean-vs-sputter-deposition/)
- [/blog/sti-cmp-effects-on-pixel-and-periphery-integration-in-40nm-bsi-cis/](https://semiflows.cn/blog/sti-cmp-effects-on-pixel-and-periphery-integration-in-40nm-bsi-cis/)
- [/blog/sti-vs-dti-image-sensor-isolation/](https://semiflows.cn/blog/sti-vs-dti-image-sensor-isolation/)
- [/blog/thermocompression-bonding-mechanism-for-stacked-cis/](https://semiflows.cn/blog/thermocompression-bonding-mechanism-for-stacked-cis/)
- [/blog/top-passivation-oxide-nitride-stack-at-7nm/](https://semiflows.cn/blog/top-passivation-oxide-nitride-stack-at-7nm/)
- [/blog/total-metal-stack-vs-plated-copper-thickness/](https://semiflows.cn/blog/total-metal-stack-vs-plated-copper-thickness/)
- [/blog/tungsten-contact-fill-and-cmp-in-28nm/](https://semiflows.cn/blog/tungsten-contact-fill-and-cmp-in-28nm/)
- [/blog/two-stage-backside-silicon-cmp-in-bsi-image-sensors/](https://semiflows.cn/blog/two-stage-backside-silicon-cmp-in-bsi-image-sensors/)
- [/blog/understanding-14nm-finfet-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-14nm-finfet-in-semiconductor-manufacturing/)
- [/blog/understanding-arf-immersion-lithography-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-arf-immersion-lithography-in-semiconductor-manufacturing/)
- [/blog/understanding-finfet-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-finfet-in-semiconductor-manufacturing/)
- [/blog/understanding-lithography-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-lithography-in-semiconductor-manufacturing/)
- [/blog/understanding-photolithography-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-photolithography-in-semiconductor-manufacturing/)
- [/blog/understanding-planarization-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-planarization-in-semiconductor-manufacturing/)
- [/blog/understanding-pre-litho-clean-in-semiconductor-manufacturing/](https://semiflows.cn/blog/understanding-pre-litho-clean-in-semiconductor-manufacturing/)
- [/blog/via-contact-metal-fill-and-cmp-at-7nm/](https://semiflows.cn/blog/via-contact-metal-fill-and-cmp-at-7nm/)
- [/blog/via-first-vs-trench-first-dual-damascene/](https://semiflows.cn/blog/via-first-vs-trench-first-dual-damascene/)
- [/blog/wet-etching-vs-dry-etching-mechanisms/](https://semiflows.cn/blog/wet-etching-vs-dry-etching-mechanisms/)
- [/blog/what-is-active-area-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-active-area-in-semiconductor-manufacturing/)
- [/blog/what-is-active-poly-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-active-poly-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-ald-atomic-layer-deposition/](https://semiflows.cn/blog/what-is-ald-atomic-layer-deposition/)
- [/blog/what-is-ammonium-peroxide-mixture-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-ammonium-peroxide-mixture-in-semiconductor-manufacturing/)
- [/blog/what-is-amorphous-carbon-film-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-amorphous-carbon-film-in-semiconductor-manufacturing/)
- [/blog/what-is-annealing-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-annealing-in-semiconductor-manufacturing/)
- [/blog/what-is-anti-reflective-coating-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-anti-reflective-coating-in-semiconductor-manufacturing/)
- [/blog/what-is-atomic-layer-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-atomic-layer-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-back-end-of-line-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-back-end-of-line-in-semiconductor-manufacturing/)
- [/blog/what-is-boron-difluoride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-boron-difluoride-in-semiconductor-manufacturing/)
- [/blog/what-is-borophosphosilicate-glass-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-borophosphosilicate-glass-in-semiconductor-manufacturing/)
- [/blog/what-is-bottom-anti-reflective-coating-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-bottom-anti-reflective-coating-in-semiconductor-manufacturing/)
- [/blog/what-is-break-through-etch-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-break-through-etch-in-semiconductor-manufacturing/)
- [/blog/what-is-capping-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-capping-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-cesl-contact-etch-stop-layer/](https://semiflows.cn/blog/what-is-cesl-contact-etch-stop-layer/)
- [/blog/what-is-channel-implant-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-channel-implant-in-semiconductor-manufacturing/)
- [/blog/what-is-chemical-mechanical-planarization-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-chemical-mechanical-planarization-in-semiconductor-manufacturing/)
- [/blog/what-is-chemical-vapor-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-chemical-vapor-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-cmp-chemical-mechanical-planarization/](https://semiflows.cn/blog/what-is-cmp-chemical-mechanical-planarization/)
- [/blog/what-is-cmp-slurry-abrasive-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-cmp-slurry-abrasive-in-semiconductor-manufacturing/)
- [/blog/what-is-cobalt-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-cobalt-in-semiconductor-manufacturing/)
- [/blog/what-is-cobalt-silicide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-cobalt-silicide-in-semiconductor-manufacturing/)
- [/blog/what-is-conformal-silicon-oxide-hard-mask-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-conformal-silicon-oxide-hard-mask-in-semiconductor-manufacturing/)
- [/blog/what-is-contact-etch-stop-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-contact-etch-stop-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-contact-hole-etch-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-contact-hole-etch-in-semiconductor-manufacturing/)
- [/blog/what-is-copper-dishing-erosion-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-copper-dishing-erosion-in-semiconductor-manufacturing/)
- [/blog/what-is-critical-dimension-trim-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-critical-dimension-trim-in-semiconductor-manufacturing/)
- [/blog/what-is-cvd-chemical-vapor-deposition/](https://semiflows.cn/blog/what-is-cvd-chemical-vapor-deposition/)
- [/blog/what-is-damage-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-damage-in-semiconductor-manufacturing/)
- [/blog/what-is-darc-dielectric-anti-reflective-coating/](https://semiflows.cn/blog/what-is-darc-dielectric-anti-reflective-coating/)
- [/blog/what-is-decoupled-plasma-nitridation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-decoupled-plasma-nitridation-in-semiconductor-manufacturing/)
- [/blog/what-is-deep-ultraviolet-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-deep-ultraviolet-in-semiconductor-manufacturing/)
- [/blog/what-is-defect-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-defect-in-semiconductor-manufacturing/)
- [/blog/what-is-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-deposition-rate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-deposition-rate-in-semiconductor-manufacturing/)
- [/blog/what-is-dielectric-anti-reflective-coating-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dielectric-anti-reflective-coating-in-semiconductor-manufacturing/)
- [/blog/what-is-diffusion-barrier-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-diffusion-barrier-in-semiconductor-manufacturing/)
- [/blog/what-is-dilute-hydrofluoric-acid-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dilute-hydrofluoric-acid-in-semiconductor-manufacturing/)
- [/blog/what-is-direct-bond-interconnect-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-direct-bond-interconnect-in-semiconductor-manufacturing/)
- [/blog/what-is-dopant-activation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dopant-activation-in-semiconductor-manufacturing/)
- [/blog/what-is-doping-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-doping-in-semiconductor-manufacturing/)
- [/blog/what-is-dry-etching-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dry-etching-in-semiconductor-manufacturing/)
- [/blog/what-is-dual-work-function-metal-gate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dual-work-function-metal-gate-in-semiconductor-manufacturing/)
- [/blog/what-is-dummy-gate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dummy-gate-in-semiconductor-manufacturing/)
- [/blog/what-is-dynamic-surface-anneal-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-dynamic-surface-anneal-in-semiconductor-manufacturing/)
- [/blog/what-is-ekc-ekc-post-etch-residue-removal/](https://semiflows.cn/blog/what-is-ekc-ekc-post-etch-residue-removal/)
- [/blog/what-is-ekc-post-etch-residue-removal-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-ekc-post-etch-residue-removal-in-semiconductor-manufacturing/)
- [/blog/what-is-electrochemical-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-electrochemical-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-electroless-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-electroless-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-electron-beam-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-electron-beam-in-semiconductor-manufacturing/)
- [/blog/what-is-eot-equivalent-oxide-thickness/](https://semiflows.cn/blog/what-is-eot-equivalent-oxide-thickness/)
- [/blog/what-is-epitaxial-growth-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-epitaxial-growth-in-semiconductor-manufacturing/)
- [/blog/what-is-equivalent-oxide-thickness-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-equivalent-oxide-thickness-in-semiconductor-manufacturing/)
- [/blog/what-is-esl-etch-stop-layer/](https://semiflows.cn/blog/what-is-esl-etch-stop-layer/)
- [/blog/what-is-etch-back-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-etch-back-in-semiconductor-manufacturing/)
- [/blog/what-is-etch-rate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-etch-rate-in-semiconductor-manufacturing/)
- [/blog/what-is-etch-stop-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-etch-stop-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-etching-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-etching-in-semiconductor-manufacturing/)
- [/blog/what-is-extreme-ultraviolet-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-extreme-ultraviolet-in-semiconductor-manufacturing/)
- [/blog/what-is-fin-cut-trench-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-fin-cut-trench-in-semiconductor-manufacturing/)
- [/blog/what-is-fin-field-effect-transistor-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-fin-field-effect-transistor-in-semiconductor-manufacturing/)
- [/blog/what-is-fin-height-adjustment-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-fin-height-adjustment-in-semiconductor-manufacturing/)
- [/blog/what-is-first-via-level-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-first-via-level-in-semiconductor-manufacturing/)
- [/blog/what-is-floating-diffusion-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-floating-diffusion-in-semiconductor-manufacturing/)
- [/blog/what-is-flowable-chemical-vapor-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-flowable-chemical-vapor-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-forming-gas-anneal-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-forming-gas-anneal-in-semiconductor-manufacturing/)
- [/blog/what-is-front-end-of-line-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-front-end-of-line-in-semiconductor-manufacturing/)
- [/blog/what-is-front-opening-unified-pod-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-front-opening-unified-pod-in-semiconductor-manufacturing/)
- [/blog/what-is-gate-interconnect-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-gate-interconnect-in-semiconductor-manufacturing/)
- [/blog/what-is-gate-oxidation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-gate-oxidation-in-semiconductor-manufacturing/)
- [/blog/what-is-gox-gate-oxidation/](https://semiflows.cn/blog/what-is-gox-gate-oxidation/)
- [/blog/what-is-hafnium-dioxide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-hafnium-dioxide-in-semiconductor-manufacturing/)
- [/blog/what-is-hard-mask-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-hard-mask-in-semiconductor-manufacturing/)
- [/blog/what-is-high-aspect-ratio-process-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-high-aspect-ratio-process-in-semiconductor-manufacturing/)
- [/blog/what-is-high-k-metal-gate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-high-k-metal-gate-in-semiconductor-manufacturing/)
- [/blog/what-is-hkmg-high-k-metal-gate/](https://semiflows.cn/blog/what-is-hkmg-high-k-metal-gate/)
- [/blog/what-is-hydrofluoric-acid-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-hydrofluoric-acid-in-semiconductor-manufacturing/)
- [/blog/what-is-ild-interlayer-dielectric/](https://semiflows.cn/blog/what-is-ild-interlayer-dielectric/)
- [/blog/what-is-in-situ-steam-generation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-in-situ-steam-generation-in-semiconductor-manufacturing/)
- [/blog/what-is-inductively-coupled-plasma-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-inductively-coupled-plasma-in-semiconductor-manufacturing/)
- [/blog/what-is-interface-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-interface-in-semiconductor-manufacturing/)
- [/blog/what-is-interlayer-dielectric-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-interlayer-dielectric-in-semiconductor-manufacturing/)
- [/blog/what-is-ion-channeling-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-ion-channeling-in-semiconductor-manufacturing/)
- [/blog/what-is-ion-implantation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-ion-implantation-in-semiconductor-manufacturing/)
- [/blog/what-is-laser-spike-anneal-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-laser-spike-anneal-in-semiconductor-manufacturing/)
- [/blog/what-is-lec-low-energy-contact/](https://semiflows.cn/blog/what-is-lec-low-energy-contact/)
- [/blog/what-is-lightly-doped-drain-extension-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-lightly-doped-drain-extension-in-semiconductor-manufacturing/)
- [/blog/what-is-lightly-doped-drain-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-lightly-doped-drain-in-semiconductor-manufacturing/)
- [/blog/what-is-liner-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-liner-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-litho-etch-litho-etch-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-litho-etch-litho-etch-in-semiconductor-manufacturing/)
- [/blog/what-is-local-via-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-local-via-in-semiconductor-manufacturing/)
- [/blog/what-is-low-energy-contact-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-low-energy-contact-in-semiconductor-manufacturing/)
- [/blog/what-is-low-k-dielectric-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-low-k-dielectric-in-semiconductor-manufacturing/)
- [/blog/what-is-low-pressure-chemical-vapor-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-low-pressure-chemical-vapor-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-lpcvd-low-pressure-chemical-vapor-deposition/](https://semiflows.cn/blog/what-is-lpcvd-low-pressure-chemical-vapor-deposition/)
- [/blog/what-is-lsa-laser-spike-anneal/](https://semiflows.cn/blog/what-is-lsa-laser-spike-anneal/)
- [/blog/what-is-mandrel-spacer-patterning-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-mandrel-spacer-patterning-in-semiconductor-manufacturing/)
- [/blog/what-is-metal-organic-chemical-vapor-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-metal-organic-chemical-vapor-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-middle-of-line-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-middle-of-line-in-semiconductor-manufacturing/)
- [/blog/what-is-millisecond-anneal-flash-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-millisecond-anneal-flash-in-semiconductor-manufacturing/)
- [/blog/what-is-narrow-gate-region-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-narrow-gate-region-in-semiconductor-manufacturing/)
- [/blog/what-is-nickel-platinum-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-nickel-platinum-in-semiconductor-manufacturing/)
- [/blog/what-is-nickel-silicide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-nickel-silicide-in-semiconductor-manufacturing/)
- [/blog/what-is-nitrogen-doped-carbide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-nitrogen-doped-carbide-in-semiconductor-manufacturing/)
- [/blog/what-is-nucleation-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-nucleation-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-over-polishing-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-over-polishing-in-semiconductor-manufacturing/)
- [/blog/what-is-oxidation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-oxidation-in-semiconductor-manufacturing/)
- [/blog/what-is-oxide-densification-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-oxide-densification-in-semiconductor-manufacturing/)
- [/blog/what-is-oxide-notch-etch-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-oxide-notch-etch-in-semiconductor-manufacturing/)
- [/blog/what-is-pai-preamorphization-implant/](https://semiflows.cn/blog/what-is-pai-preamorphization-implant/)
- [/blog/what-is-passivation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-passivation-in-semiconductor-manufacturing/)
- [/blog/what-is-pattern-memorization-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-pattern-memorization-in-semiconductor-manufacturing/)
- [/blog/what-is-pecvd-plasma-enhanced-chemical-vapor-deposition/](https://semiflows.cn/blog/what-is-pecvd-plasma-enhanced-chemical-vapor-deposition/)
- [/blog/what-is-peox-plasma-enhanced-oxide/](https://semiflows.cn/blog/what-is-peox-plasma-enhanced-oxide/)
- [/blog/what-is-phosphosilicate-glass-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-phosphosilicate-glass-in-semiconductor-manufacturing/)
- [/blog/what-is-photolithography-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-photolithography-in-semiconductor-manufacturing/)
- [/blog/what-is-photoresist-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-photoresist-in-semiconductor-manufacturing/)
- [/blog/what-is-photoresist-removal-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-photoresist-removal-in-semiconductor-manufacturing/)
- [/blog/what-is-physical-vapor-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-physical-vapor-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-planarization-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-planarization-in-semiconductor-manufacturing/)
- [/blog/what-is-plasma-enhanced-chemical-vapor-deposition-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-plasma-enhanced-chemical-vapor-deposition-in-semiconductor-manufacturing/)
- [/blog/what-is-plasma-enhanced-oxide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-plasma-enhanced-oxide-in-semiconductor-manufacturing/)
- [/blog/what-is-pmd-pre-metal-dielectric/](https://semiflows.cn/blog/what-is-pmd-pre-metal-dielectric/)
- [/blog/what-is-pmos-lightly-doped-drain-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-pmos-lightly-doped-drain-in-semiconductor-manufacturing/)
- [/blog/what-is-pocket-implant-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-pocket-implant-in-semiconductor-manufacturing/)
- [/blog/what-is-polycrystalline-silicon-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-polycrystalline-silicon-in-semiconductor-manufacturing/)
- [/blog/what-is-pre-barrier-treatment-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-pre-barrier-treatment-in-semiconductor-manufacturing/)
- [/blog/what-is-pre-metal-dielectric-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-pre-metal-dielectric-in-semiconductor-manufacturing/)
- [/blog/what-is-preamorphization-damage-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-preamorphization-damage-in-semiconductor-manufacturing/)
- [/blog/what-is-preamorphization-implant-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-preamorphization-implant-in-semiconductor-manufacturing/)
- [/blog/what-is-pressure-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-pressure-in-semiconductor-manufacturing/)
- [/blog/what-is-principle-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-principle-in-semiconductor-manufacturing/)
- [/blog/what-is-pvd-physical-vapor-deposition/](https://semiflows.cn/blog/what-is-pvd-physical-vapor-deposition/)
- [/blog/what-is-rapid-thermal-anneal-millisecond-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-rapid-thermal-anneal-millisecond-in-semiconductor-manufacturing/)
- [/blog/what-is-rapid-thermal-annealing-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-rapid-thermal-annealing-in-semiconductor-manufacturing/)
- [/blog/what-is-rapid-thermal-processing-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-rapid-thermal-processing-in-semiconductor-manufacturing/)
- [/blog/what-is-reactive-ion-etching-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-reactive-ion-etching-in-semiconductor-manufacturing/)
- [/blog/what-is-remote-plasma-oxide-etch-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-remote-plasma-oxide-etch-in-semiconductor-manufacturing/)
- [/blog/what-is-reset-transistor-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-reset-transistor-in-semiconductor-manufacturing/)
- [/blog/what-is-retrograde-well-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-retrograde-well-in-semiconductor-manufacturing/)
- [/blog/what-is-rie-reactive-ion-etching/](https://semiflows.cn/blog/what-is-rie-reactive-ion-etching/)
- [/blog/what-is-rst-reset-transistor/](https://semiflows.cn/blog/what-is-rst-reset-transistor/)
- [/blog/what-is-rta-rapid-thermal-annealing/](https://semiflows.cn/blog/what-is-rta-rapid-thermal-annealing/)
- [/blog/what-is-rtp-rapid-thermal-processing/](https://semiflows.cn/blog/what-is-rtp-rapid-thermal-processing/)
- [/blog/what-is-ruthenium-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-ruthenium-in-semiconductor-manufacturing/)
- [/blog/what-is-sac-self-aligned-contact/](https://semiflows.cn/blog/what-is-sac-self-aligned-contact/)
- [/blog/what-is-salicide-block-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-salicide-block-in-semiconductor-manufacturing/)
- [/blog/what-is-second-interlayer-dielectric-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-second-interlayer-dielectric-in-semiconductor-manufacturing/)
- [/blog/what-is-second-pmd-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-second-pmd-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-seed-layer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-seed-layer-in-semiconductor-manufacturing/)
- [/blog/what-is-selectivity-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-selectivity-in-semiconductor-manufacturing/)
- [/blog/what-is-self-aligned-blocking-mask-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-self-aligned-blocking-mask-in-semiconductor-manufacturing/)
- [/blog/what-is-self-aligned-contact-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-self-aligned-contact-in-semiconductor-manufacturing/)
- [/blog/what-is-self-aligned-contact-oxide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-self-aligned-contact-oxide-in-semiconductor-manufacturing/)
- [/blog/what-is-self-aligned-double-patterning-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-self-aligned-double-patterning-in-semiconductor-manufacturing/)
- [/blog/what-is-self-aligned-quadruple-patterning-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-self-aligned-quadruple-patterning-in-semiconductor-manufacturing/)
- [/blog/what-is-self-aligned-silicide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-self-aligned-silicide-in-semiconductor-manufacturing/)
- [/blog/what-is-shallow-trench-isolation-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-shallow-trench-isolation-in-semiconductor-manufacturing/)
- [/blog/what-is-sidewall-spacer-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-sidewall-spacer-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-carbide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-carbide-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-carbon-oxynitride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-carbon-oxynitride-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-carbonitride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-carbonitride-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-dioxide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-dioxide-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-germanium-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-germanium-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-nitride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-nitride-in-semiconductor-manufacturing/)
- [/blog/what-is-silicon-oxynitride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-silicon-oxynitride-in-semiconductor-manufacturing/)
- [/blog/what-is-single-damascene-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-single-damascene-in-semiconductor-manufacturing/)
- [/blog/what-is-sod-spin-on-dielectric/](https://semiflows.cn/blog/what-is-sod-spin-on-dielectric/)
- [/blog/what-is-source-drain-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-source-drain-in-semiconductor-manufacturing/)
- [/blog/what-is-source-drain-recess-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-source-drain-recess-in-semiconductor-manufacturing/)
- [/blog/what-is-spin-on-dielectric-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-spin-on-dielectric-in-semiconductor-manufacturing/)
- [/blog/what-is-spin-on-glass-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-spin-on-glass-in-semiconductor-manufacturing/)
- [/blog/what-is-stress-memorization-technique-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-stress-memorization-technique-in-semiconductor-manufacturing/)
- [/blog/what-is-substrate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-substrate-in-semiconductor-manufacturing/)
- [/blog/what-is-surface-cleaning-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-surface-cleaning-in-semiconductor-manufacturing/)
- [/blog/what-is-tantalum-nitride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-tantalum-nitride-in-semiconductor-manufacturing/)
- [/blog/what-is-tapered-profile-etch-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-tapered-profile-etch-in-semiconductor-manufacturing/)
- [/blog/what-is-temperature-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-temperature-in-semiconductor-manufacturing/)
- [/blog/what-is-tetraethyl-orthosilicate-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-tetraethyl-orthosilicate-in-semiconductor-manufacturing/)
- [/blog/what-is-tetramethylammonium-hydroxide-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-tetramethylammonium-hydroxide-in-semiconductor-manufacturing/)
- [/blog/what-is-thermal-diffusion-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-thermal-diffusion-in-semiconductor-manufacturing/)
- [/blog/what-is-thickness-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-thickness-in-semiconductor-manufacturing/)
- [/blog/what-is-thin-film-resistor-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-thin-film-resistor-in-semiconductor-manufacturing/)
- [/blog/what-is-threshold-voltage-implant-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-threshold-voltage-implant-in-semiconductor-manufacturing/)
- [/blog/what-is-threshold-voltage-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-threshold-voltage-in-semiconductor-manufacturing/)
- [/blog/what-is-titanium-nitride-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-titanium-nitride-in-semiconductor-manufacturing/)
- [/blog/what-is-tungsten-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-tungsten-in-semiconductor-manufacturing/)
- [/blog/what-is-ultra-low-k-dielectric-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-ultra-low-k-dielectric-in-semiconductor-manufacturing/)
- [/blog/what-is-undoped-silicate-glass-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-undoped-silicate-glass-in-semiconductor-manufacturing/)
- [/blog/what-is-uniformity-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-uniformity-in-semiconductor-manufacturing/)
- [/blog/what-is-vertical-interconnect-access-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-vertical-interconnect-access-in-semiconductor-manufacturing/)
- [/blog/what-is-void-free-fill-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-void-free-fill-in-semiconductor-manufacturing/)
- [/blog/what-is-wet-clean-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-wet-clean-in-semiconductor-manufacturing/)
- [/blog/what-is-wet-etching-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-wet-etching-in-semiconductor-manufacturing/)
- [/blog/what-is-work-function-in-semiconductor-manufacturing/](https://semiflows.cn/blog/what-is-work-function-in-semiconductor-manufacturing/)
- [/blog/why-bsi-sensors-bond-before-thinning/](https://semiflows.cn/blog/why-bsi-sensors-bond-before-thinning/)
- [/blog/why-replacement-metal-gate-uses-dummy-gate/](https://semiflows.cn/blog/why-replacement-metal-gate-uses-dummy-gate/)
- [/blog/why-sti-fill-is-followed-by-recess/](https://semiflows.cn/blog/why-sti-fill-is-followed-by-recess/)